Regviz

Espressif Systems /ESP32-C2 /EFUSE /DAC_CONF

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as DAC_CONF

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Espressif Systems/ESP32-C2/EFUSE/DAC_CONF#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0DAC_CLK_DIV0 (DAC_CLK_PAD_SEL)DAC_CLK_PAD_SEL 0DAC_NUM0 (OE_CLR)OE_CLR

Description

Controls the eFuse programming voltage.

Fields

DAC_CLK_DIV

Controls the division factor of the rising clock of the programming voltage.
DAC_CLK_PAD_SEL

Don’t care.
DAC_NUM

Controls the rising period of the programming voltage.
OE_CLR

Reduces the power supply of the programming voltage.

Links

()

Register License

Copyright 2024 Espressif Systems (Shanghai) PTE LTD

Licensed under the Apache License, Version 2.0 (the “License”); you may not use this file except in compliance with the License. You may obtain a copy of the License at

http://www.apache.org/licenses/LICENSE-2.0

Unless required by applicable law or agreed to in writing, software distributed under the License is distributed on an “AS IS” BASIS, WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the License for the specific language governing permissions and limitations under the License.

 ()

Register Reference

https://github.com/espressif/svd